【Intel】Yield Integrator

SuperDons

Location: Chengdu
! h$ Y/ _* T1 j) i3 g: UContact: saw.yen.yew@intel.com


" M* L5 e5 f  w8 l, C1 NDescription
( v+ T/ P) Y4 e9 X2 Y) `4 y1 ~1 ~Process Yield Integrator is responsible for monitoring whole line Process Induced Yield Loss, finding root cause and navigating process improvement plan.
5 J! V. E4 I7 p% r4 R' @Your responsibilities will include but not be limited to
3 L' x' h- q! k: I2 I-Identifying the yield improvement opportunities through Modular Based Problem Solving and managing the yield improvement roadmap.
" P  r* J$ h/ q+ p* [2 ?8 z-Working closely with Technology Development Team/Die Prepare manufacturing/Module/Manufacturing/Material to identify and fix the causes of yield loss
2 A( i2 O1 u6 P" V* G' U( I; S& P-Actively engage excursion management
: P* D; @+ \( l% |  h% b5 L
Qualifications
You must possess a Master or Bachelor degree in engineering background; Additional qualifications include:
+ m  t" g* g0 w! J9 R$ N  p-A good understanding on Assembly/Test process, PCS, Excursion Management, Data Extraction and Data Analysis Tools.
8 l( I5 p2 \. k8 B-Demonstrated strong problem-solving skills
-Good analytical capabilities as well as a solid teamwork orientation and outstanding communication skills
-Self-motivated, reliable to deliver on time, a quick-thinker, be able to work in a fast-paced work environment
6 F6 S; Z$ O; K0 ^+ `0 ~2 H% B
4 |5 V" e4 J0 A) s. a8 ^This is a full time college graduate position. It’s suitable for student who is going graduated in Y16 or Y17.
Please subject your email as ‘Yield Integrator_Chengdu’ when applying to saw.yen.yew@intel.com
; r/ R3 c2 b  w& E! O

9 \2 x7 Y% e1 M