Conexant 成都公司实习招聘

zl182005

Conexant  chengdu
公司要招聘如下岗位的实习生
0 H8 o$ v6 U+ Y' g: u4 a( b$ \3 xIntern positions:
3 V' u8 p! ~4 H% @
+ [; p1 T: N* s; C5 KASIC Design/Verification Intern (Vacancy:3)
( Q: S# \' I6 ~8 P# l& Q" B9 ?" }! x
Job Description:
1. Design/Verification of video surveillance and audio & voice processor with integrated CODEC and amplifier
2. Unit level & system level testbench build up with SystemC or OVM/UVM
1 N, o8 `; U3 G3. Bus Functional Models & APIs development
% }# i9 z( f9 N3 ]9 z, h( x4. Verification of AMBA-based DMA, DDR Memory Subsystem, and peripheral interfaces including PCIe, USB, SPI, BT656/BT1120, I2C, etc.
5. High-quality verification with Code Coverage analysis and functional coverage analysis
! a3 n! E; r( _$ {* e6. Provide support to ATE/DFT and Validation
! [8 b' h" S5 W; ]. a" z
Job requirement:
1. Majoring in Electrical Engineering, microelectronics or image/graphics processing is preferred
2. Master C/C++ coding and verilog coding, systemC and SystemVerilog is preferred
  Z* R* Q, B0 b3 k5 k( A8 e3. Strong DSP background is highly desirable
/ x3 |( _) V1 a) q2 u, B7 [4. Knowledge of video coding standard including H264 MPEG-4 is preferable.
5. Knowledge of RTL design and verification
6. Knowledge of Perl and Tcl scripting
7. Able to understand Verilog RTL code, debug simulation errors, identify and fix RTL/Environment issues

Job requirement:
% `% C9 q2 Z; J$ @. X8 t) r1. Majoring in Electrical Engineering, microelectronics or image/graphics processing is preferred
. v# h/ v# \% j2. Master matlab is preferred
  `8 H; e4 @+ u0 p8 \3. Master digital signal process
' J' s3 `+ l0 }0 G7 F& M& ?4. Master Runge-Kutta and math analysis
: w) S7 K+ p: ?* h
联系人：
9 P, ?/ Q9 F- J' r卢先生
# R5 _/ ?# I+ D7 v( ?2 t3 W请投简历至 邮箱：lush123@sina.com
- ?2 u: g, f4 D# ?# H7 a- O
可以2500/月以上

gblwj

题目变了，内容没变，坐等飞飞