Intel-790610(CD CG)MDO HVE CD PDE

SuperDons

Job title : 790610 (CD CG) MDO HVE CD PDE
  O8 ~) A5 B' a8 p$ ^6 ALocation: Chengdu
Position : 1
Contact : fong.ling.loo@intel.com  
Please subject your email as ‘Apply for 790610 (CD CG) MDO HVE CD PDE’
# j' m7 U& b8 q1 A" r) w( p8 j
; ^& w3 a3 M% A) w& \7 ZJob Description:
. X: H9 R' X/ H  N, T1 O6 K-Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp.
# n! t0 i+ x0 Q4 s9 ~' s2 M-Make significant contributions to design, development and validation of testability circuits.
) }6 J+ e0 L9 G-Evaluation, development and debug of complex test methods.
-Develops and debugs complex software programs to convert design validation vectors and drive complex test equipment.
-Creates and tests validation and production test hardware solutions.
-Tests, validates, modifies and re-designs circuits to guarantee component margin to specification.
; L6 {, ?/ d2 C. p-Analyzes and evaluates component specification versus performance to ensure optimal match of component requirements with production equipment capability with specific emphasis on yield analysis and bin split capability.
" e7 N' G1 j8 i) h" _! A+ I$ y+ P# {-Analyzes early customer returns with emphasis on driving test hole closure activities.
6 {1 ~6 t) i( B, ]-Creates and applies concepts for optimizing component production relative to both quality and cost constraints.
8 G1 h: D+ W2 q( K. ~; S1 x& G-Autonomously plans and schedules own daily tasks, develops solutions to problems utilizing formal education and judgment.
; M5 b- C% W$ b/ aJob Qualifications:
( R! c0 m; T6 ?$ j9 z1 l+ |/ |3 K1 j-Bachelor or Master's degree in Electrical Engineering and Computer Science is preferred.
-Excellent oral and written English competence
-Knowledge of CPU basic technology, PC platform concept
' l' D  y- q( E/ h5 ^-Experience in programming develop, debug, deployment(C/C++/PERL/VB/VBA/C#)
-Demonstrated leadership in project or people , Semiconductor manufacture process, assy&test background will be an added advantage.
: b/ R. G/ n% C, Y# [. L

9 M' B3 Z# J4 R9 t, E