- UID
- 33999
- 斋米
-
- 斋豆
-
- 回帖
- 0
- 积分
- 503
- 在线时间
- 小时
- 注册时间
- 2012-9-21
- 最后登录
- 1970-1-1
|
3 l& }% S% P+ a3 _) W: r% I
Location: Chengdu0 W2 F9 b; Y* A \
Contact: saw.yen.yew@intel.com9 H0 n. ^6 X* _, {3 W
8 R8 T u) v/ P) l7 G% H7 y: m0 T, L2 M7 r* M9 e3 q+ B
Description
% F! C2 M% v# j6 m! i8 k' KProcess Yield Integrator is responsible for monitoring whole line Process Induced Yield Loss, finding root cause and navigating process improvement plan.
9 ?( p% y& ^$ F6 [( w- a' e! rYour responsibilities will include but not be limited to + D" ^& }6 y) h* z9 j* e
-Identifying the yield improvement opportunities through Modular Based Problem Solving and managing the yield improvement roadmap. r; V3 j6 G* [8 h7 s E' L
-Working closely with Technology Development Team/Die Prepare manufacturing/Module/Manufacturing/Material to identify and fix the causes of yield loss
) N+ h, _, G4 L2 A ^-Actively engage excursion management ( E" @% g+ ~ t7 ?
( b, D9 ?9 K; \ v6 T
Qualifications; X8 Z1 _7 a1 S/ ^( _
You must possess a Master or Bachelor degree in engineering background; Additional qualifications include:
0 n" M! w' p I% W$ Y1 I) S-A good understanding on Assembly/Test process, PCS, Excursion Management, Data Extraction and Data Analysis Tools.
# T3 U! I9 g" v-Demonstrated strong problem-solving skills
, K- j4 g$ h7 M2 v% R* h-Good analytical capabilities as well as a solid teamwork orientation and outstanding communication skills + Q3 G6 \) [2 M! W2 r
-Self-motivated, reliable to deliver on time, a quick-thinker, be able to work in a fast-paced work environment $ o9 O) u2 S/ F+ ?" ?% J
" @$ t# h0 F. b
This is a full time college graduate position. It’s suitable for student who is going graduated in Y16 or Y17.* \4 P P& R8 e! P
Please subject your email as ‘Yield Integrator_Chengdu’ when applying to saw.yen.yew@intel.com1 \: G4 U2 V% m2 L
0 B/ ~* \5 _3 G0 u
0 J: x# H7 f. ?% R3 c" d* b |
|